vector: constrain index load/store for eew64 and xlen32#2125

chihminchao wants to merge 1 commit intoriscv-software-src:masterriscv-software-src/riscv-isa-sim:masterfrom

chihminchao:constrain-vector-index-ldstchihminchao/riscv-isa-sim:constrain-vector-index-ldstCopy head branch name to clipboard