Skip to content

tests: drivers: clock control stm32 adc device clock setting #81089

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
kartben merged 1 commit into from
Nov 29, 2024
Merged

tests: drivers: clock control stm32 adc device clock setting #81089

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion ...l/stm32_clock_configuration/stm32_common_devices/boards/g0_i2c1_sysclk_lptim1_lsi.overlay
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -77,6 +77,6 @@
};

&adc1 {
/* Basic test only. Don't configure domain clock. */
/* Basic test only. ADC1 domain clock is set by the board DTS : SYSCLK */
status = "okay";
};
20 changes: 17 additions & 3 deletions ...l/stm32_clock_configuration/stm32_common_devices/src/test_stm32_clock_configuration_adc.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -25,18 +25,17 @@
#define PERIPHCLK_ADC RCC_PERIPHCLK_ADC12
#define ADC_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED
#define GET_ADC_SOURCE __HAL_RCC_GET_ADC12_SOURCE
#define ADC_SOURCE_SYSCLK RCC_ADC12CLKSOURCE_SYSCLK
#elif defined(__HAL_RCC_GET_ADC_SOURCE)
#define PERIPHCLK_ADC RCC_PERIPHCLK_ADC
#define ADC_IS_CLK_ENABLED __HAL_RCC_ADC_IS_CLK_ENABLED
#define GET_ADC_SOURCE __HAL_RCC_GET_ADC_SOURCE
#define ADC_SOURCE_SYSCLK RCC_ADCCLKSOURCE_SYSCLK
#else
#define PERIPHCLK_ADC (-1)
#define ADC_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED
#define GET_ADC_SOURCE() (-1);
#endif

/* Not all the stm32 series have all the clock sources */
#if defined(RCC_ADC12CLKSOURCE_PLL)
#define ADC_SOURCE_PLL RCC_ADC12CLKSOURCE_PLL
#elif defined(RCC_ADCCLKSOURCE_PLLADC)
Expand All @@ -47,6 +46,14 @@
#define ADC_SOURCE_PLL (-1)
#endif

#if defined(RCC_ADC12CLKSOURCE_SYSCLK)
#define ADC_SOURCE_SYSCLK RCC_ADC12CLKSOURCE_SYSCLK
#elif defined(RCC_ADCCLKSOURCE_SYSCLK)
#define ADC_SOURCE_SYSCLK RCC_ADCCLKSOURCE_SYSCLK
#else
#define ADC_SOURCE_SYSCLK (-1)
#endif

Check notice on line 55 in tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/test_stm32_clock_configuration_adc.c

View workflow job for this annotation

GitHub Actions / Run compliance checks on patch series (PR)

You may want to run clang-format on this change 

tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/test_stm32_clock_configuration_adc.c:55 
-#define ADC_SOURCE_SYSCLK	RCC_ADC12CLKSOURCE_SYSCLK
+#define ADC_SOURCE_SYSCLK RCC_ADC12CLKSOURCE_SYSCLK
 #elif defined(RCC_ADCCLKSOURCE_SYSCLK)
-#define ADC_SOURCE_SYSCLK	RCC_ADCCLKSOURCE_SYSCLK
+#define ADC_SOURCE_SYSCLK RCC_ADCCLKSOURCE_SYSCLK
 #else
-#define ADC_SOURCE_SYSCLK	(-1)
+#define ADC_SOURCE_SYSCLK (-1)

ZTEST(stm32_common_devices_clocks, test_adc_clk_config)
{
static const struct stm32_pclken pclken[] = STM32_DT_CLOCKS(DT_NODELABEL(adc1));
Expand Down Expand Up @@ -87,13 +94,20 @@
dev_actual_clk_src = GET_ADC_SOURCE();

switch (pclken[1].bus) {
#if defined(STM32_SRC_SYSCLK)
case STM32_SRC_SYSCLK:
zassert_equal(dev_actual_clk_src, ADC_SOURCE_SYSCLK,
"Expected ADC1 src: SYSCLK (0x%lx). Actual ADC1 src: 0x%x",
ADC_SOURCE_SYSCLK, dev_actual_clk_src);
break;

Check notice on line 102 in tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/test_stm32_clock_configuration_adc.c

View workflow job for this annotation

GitHub Actions / Run compliance checks on patch series (PR)

You may want to run clang-format on this change 

tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/test_stm32_clock_configuration_adc.c:102 
-					"Expected ADC1 src: SYSCLK (0x%lx). Actual ADC1 src: 0x%x",
-					ADC_SOURCE_SYSCLK, dev_actual_clk_src);
+				      "Expected ADC1 src: SYSCLK (0x%lx). Actual ADC1 src: 0x%x",
+				      ADC_SOURCE_SYSCLK, dev_actual_clk_src);
#endif /* STM32_SRC_SYSCLK */
#if defined(STM32_SRC_PLL_P)
case STM32_SRC_PLL_P:
zassert_equal(dev_actual_clk_src, ADC_SOURCE_PLL,
"Expected ADC1 src: PLL (0x%lx). Actual ADC1 src: 0x%x",
ADC_SOURCE_PLL, dev_actual_clk_src);
break;
#endif
#endif /* STM32_SRC_PLL_P */
default:
zassert_true(0, "Unexpected src clk (%d)", dev_actual_clk_src);
}
Expand Down
Loading