Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions boards/deprecated.cmake
Original file line number Diff line number Diff line change
Expand Up @@ -67,3 +67,6 @@ set(esp32_devkitc_wrover/esp32/appcpu_DEPRECATED
set(scobc_module1_DEPRECATED
scobc_a1
)
set(raytac_an54l15q_db/nrf54l15/cpuapp_DEPRECATED
raytac_an54lq_db_15/nrf54l15/cpuapp
)
25 changes: 0 additions & 25 deletions boards/raytac/an54l15q_db/Kconfig.defconfig

This file was deleted.

8 changes: 0 additions & 8 deletions boards/raytac/an54l15q_db/Kconfig.raytac_an54l15q_db

This file was deleted.

45 changes: 0 additions & 45 deletions boards/raytac/an54l15q_db/board.yml

This file was deleted.

Binary file not shown.
Original file line number Diff line number Diff line change
Expand Up @@ -2,9 +2,9 @@
# Copyright (c) 2025 Raytac Corporation.
# SPDX-License-Identifier: Apache-2.0

# Raytac AN54L15Q-DB board configuration
# Raytac AN54LQ-DB-15 board configuration

if BOARD_RAYTAC_AN54L15Q_DB_NRF54L15_CPUAPP_NS
if BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS

DT_NRF_MPC := $(dt_nodelabel_path,nrf_mpc)

Expand All @@ -28,4 +28,4 @@ config NRF_TRUSTZONE_RAM_REGION_SIZE
This abstraction allows us to configure TrustZone without depending
on peripheral specific symbols.

endif #BOARD_RAYTAC_AN54L15Q_DB_NRF54L15_CPUAPP_NS
endif # BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS
28 changes: 28 additions & 0 deletions boards/raytac/an54lq_db_15/Kconfig.defconfig
Original file line number Diff line number Diff line change
@@ -0,0 +1,28 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# Copyright (c) 2025 Raytac Corporation.
# SPDX-License-Identifier: Apache-2.0

config HW_STACK_PROTECTION
default ARCH_HAS_STACK_PROTECTION

if BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP

config ROM_START_OFFSET
default 0x800 if BOOTLOADER_MCUBOOT

endif # BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP

if BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS

config BOARD_RAYTAC_AN54LQ_DB_15
select USE_DT_CODE_PARTITION if BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS

config HAS_BT_CTLR
default BT

# By default, if we build for a Non-Secure version of the board,
# enable building with TF-M as the Secure Execution Environment.
config BUILD_WITH_TFM
default y

endif # BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS
8 changes: 8 additions & 0 deletions boards/raytac/an54lq_db_15/Kconfig.raytac_an54lq_db_15
Original file line number Diff line number Diff line change
@@ -0,0 +1,8 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# Copyright (c) 2025 Raytac Corporation.
# SPDX-License-Identifier: Apache-2.0

config BOARD_RAYTAC_AN54LQ_DB_15
select SOC_NRF54L15_CPUAPP if BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP || BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS
select SOC_NRF54L15_CPUFLPR if BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUFLPR || \
BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUFLPR_XIP
Original file line number Diff line number Diff line change
Expand Up @@ -3,12 +3,12 @@
# SPDX-License-Identifier: Apache-2.0

if(CONFIG_SOC_NRF54L15_CPUAPP)
board_runner_args(jlink "--device=nRF54L15_M33" "--speed=4000")
board_runner_args(jlink "--device=nRF54L15_M33" "--speed=4000")
elseif (CONFIG_SOC_NRF54L15_CPUFLPR)
board_runner_args(jlink "--device=nRF54L15_RV32")
endif()

if(BOARD_RAYTAC_AN54L15Q_DB_NRF54L15_CPUAPP_NS)
if(BOARD_RAYTAC_AN54LQ_DB_15_NRF54L15_CPUAPP_NS)
set(TFM_PUBLIC_KEY_FORMAT "full")
endif()

Expand Down
48 changes: 48 additions & 0 deletions boards/raytac/an54lq_db_15/board.yml
Original file line number Diff line number Diff line change
@@ -0,0 +1,48 @@
board:
name: raytac_an54lq_db_15
full_name: AN54LQ-DB-15
vendor: raytac
socs:
- name: nrf54l15
variants:
- name: xip
cpucluster: cpuflpr
- name: ns
cpucluster: cpuapp
runners:
run_once:
'--recover':
- runners:
- nrfjprog
- nrfutil
run: first
groups:
- boards:
- raytac_an54lq_db_15/nrf54l15/cpuapp
- raytac_an54lq_db_15/nrf54l15/cpuapp/ns
- raytac_an54lq_db_15/nrf54l15/cpuflpr
- raytac_an54lq_db_15/nrf54l15/cpuflpr/xip
'--erase':
- runners:
- nrfjprog
- jlink
- nrfutil
run: first
groups:
- boards:
- raytac_an54lq_db_15/nrf54l15/cpuapp
- raytac_an54lq_db_15/nrf54l15/cpuapp/ns
- raytac_an54lq_db_15/nrf54l15/cpuflpr
- raytac_an54lq_db_15/nrf54l15/cpuflpr/xip
'--reset':
- runners:
- nrfjprog
- jlink
- nrfutil
run: last
groups:
- boards:
- raytac_an54lq_db_15/nrf54l15/cpuapp
- raytac_an54lq_db_15/nrf54l15/cpuapp/ns
- raytac_an54lq_db_15/nrf54l15/cpuflpr
- raytac_an54lq_db_15/nrf54l15/cpuflpr/xip
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
.. zephyr:board:: raytac_an54l15q_db
.. zephyr:board:: raytac_an54lq_db_15

Overview
********

The Raytac AN54L15Q-DB demonstration board is a development board based on the Raytac AN54L15Q module.
The Raytac AN54LQ-DB-15 demonstration board is a development board based on the Raytac AN54LQ-15 module.
It uses the Nordic Semiconductor nRF54L15 SoC solution. The idea is to connect all the module's pins
to a 2.54mm pin header. It can easily open the verification module functions and connect with other
peripheral devices and sensor pins, making it a useful tool for early software development.
Expand All @@ -16,15 +16,15 @@ peripheral devices and sensor pins, making it a useful tool for early software d
Hardware
********

The Raytac AN54L15Q-DB has two crystal oscillators:
The Raytac AN54LQ-DB-15 has two crystal oscillators:

* High-frequency 32 MHz crystal oscillator (HFXO)
* Low-frequency 32.768 kHz crystal oscillator (LFXO)

The crystal oscillators can be configured to use either
internal or external capacitors.

- Module Demo Board built by AN54L15Q
- Module Demo Board built by AN54LQ-15
- Nordic nRF54L15 SoC Solution
- A recommended 3rd-party module by Nordic Semiconductor.
- Intended for Bluetooth specification BT6
Expand Down Expand Up @@ -75,13 +75,13 @@ Programming and Debugging

.. zephyr:board-supported-runners::

Applications for the ``raytac_an54l15q_db/nrf54l15/cpuapp`` board can be
Applications for the ``raytac_an54lq_db_15/nrf54l15/cpuapp`` board can be
built, flashed, and debugged in the usual way. See
:ref:`build_an_application` and :ref:`application_run` for more details on
building and running.

.. note::
The ``raytac_an54l15q_db`` board does not have an on-board J-Link debug IC;
The ``raytac_an54lq_db_15`` board does not have an on-board J-Link debug IC;
Use the Debug out connector of the nRF5340-DK or nRF54L15-DK to connect to the J1
or J9 SWD connector, and use SEGGER J-Link OB IF to debug.

Expand Down Expand Up @@ -114,9 +114,9 @@ Follow the instructions in the :ref:`nordic_segger` page to install
and configure all the necessary software. Further information can be
found in :ref:`nordic_segger_flashing`.

To build and program the sample to the Raytac AN54L15Q-DB, complete the following steps:
To build and program the sample to the Raytac AN54LQ-DB-15, complete the following steps:

First, connect the Raytac AN54L15Q-DB's J10 connector to you computer using a USB to TTL
First, connect the Raytac AN54LQ-DB-15's J10 connector to you computer using a USB to TTL
converter. Then run your favorite terminal program to listen for output.

.. code-block:: console
Expand All @@ -130,20 +130,14 @@ Next, build the sample by running the following command:

.. zephyr-app-commands::
:zephyr-app: samples/hello_world
:board: raytac_an54l15q_db/nrf54l15/cpuapp
:board: raytac_an54lq_db_15/nrf54l15/cpuapp
:goals: build flash

References
**********

.. target-notes::

.. _Raytac AN54L15Q-DB website:
https://www.raytac.com/product/ins.php?index_id=139
.. _Raytac AN54L15Q-DB Specification:
https://www.raytac.com/download/index.php?index_id=60
.. _Raytac AN54L15Q-DB Schematic:
https://www.raytac.com/upload/catalog_b/8b5e364600a9cc8c53a869733e97f07e.jpg
.. _nRF54L15 website: https://www.nordicsemi.com/Products/nRF54L15
.. _nRF54L15 documentation: https://docs.nordicsemi.com/bundle/ncs-latest/page/nrf/app_dev/device_guides/nrf54l/index.html
.. _J-Link Software and documentation pack:
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@
* SPDX-License-Identifier: Apache-2.0
*/

#include "raytac_an54l15q_db_pinctrl.dtsi"
#include "raytac_an54lq_db_15-pinctrl.dtsi"

/ {
leds {
Expand Down Expand Up @@ -110,5 +110,9 @@
pinctrl-names = "default", "sleep";
};

&hfxo {
startup-time-us = <854>;
};

/* Get a node label for wi-fi spi to use in shield files */
wifi_spi: &spi22 {};
Original file line number Diff line number Diff line change
Expand Up @@ -7,7 +7,7 @@

/* This file is common to the secure and non-secure domain */

#include "raytac_an54l15q_db_common.dtsi"
#include "raytac_an54lq_db_15_common.dtsi"

/ {
chosen {
Expand All @@ -19,6 +19,12 @@
zephyr,flash-controller = &rram_controller;
zephyr,flash = &cpuapp_rram;
zephyr,ieee802154 = &ieee802154;
zephyr,boot-mode = &boot_mode0;
};

aliases {
mcuboot-button0 = &button0;
mcuboot-led0 = &led0;
};
};

Expand All @@ -28,7 +34,7 @@

&lfxo {
load-capacitors = "internal";
load-capacitance-femtofarad = <15500>;
load-capacitance-femtofarad = <17000>;
};

&hfxo {
Expand Down Expand Up @@ -56,6 +62,10 @@
status = "okay";
};

&nfct {
status = "okay";
};

&gpio0 {
status = "okay";
};
Expand Down Expand Up @@ -92,6 +102,16 @@
status = "okay";
};

&gpregret1 {
status = "okay";

boot_mode0: boot_mode@0 {
compatible = "zephyr,retention";
status = "okay";
reg = <0x0 0x1>;
};
};

&spi00 {
status = "okay";
cs-gpios = <&gpio2 5 GPIO_ACTIVE_LOW>;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -8,12 +8,11 @@
/dts-v1/;

#include <nordic/nrf54l15_cpuapp.dtsi>
#include "raytac_an54l15q_db_cpuapp_common.dtsi"
#include "raytac_an54lq_db_15_cpuapp_common.dtsi"

/ {
compatible = "raytac,an54l15q_db_nrf54l15-cpuapp";

model = "Raytac AN54L15Q-DB nRF54L15 Application MCU";
compatible = "raytac,an54lq_db_15_nrf54l15-cpuapp";
model = "Raytac AN54LQ-DB-15 nRF54L15 Application MCU";

chosen {
zephyr,code-partition = &slot0_partition;
Expand Down
Loading