Skip to content

dt-bindings: riscv: Add macros for IO PMP attributes #97141

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 9, 2025
+12 −6
Merged

dt-bindings: riscv: Add macros for IO PMP attributes #97141

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
18 changes: 12 additions & 6 deletions include/zephyr/dt-bindings/memory-attr/memory-attr-riscv.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -18,15 +18,21 @@

#define ATTR_RISCV_TYPE_MAIN BIT(0)
#define ATTR_RISCV_TYPE_IO BIT(1)
#define ATTR_RISCV_TYPE_EMPTY BIT(2)
#define ATTR_RISCV_AMO_SWAP BIT(3)
#define ATTR_RISCV_AMO_LOGICAL BIT(4)
#define ATTR_RISCV_AMO_ARITHMETIC BIT(5)
#define ATTR_RISCV_IO_IDEMPOTENT_READ BIT(6)
#define ATTR_RISCV_IO_IDEMPOTENT_WRITE BIT(7)
#define ATTR_RISCV_TYPE_IO_R BIT(2)
#define ATTR_RISCV_TYPE_IO_W BIT(3)
#define ATTR_RISCV_TYPE_IO_X BIT(4)
#define ATTR_RISCV_TYPE_EMPTY BIT(5)
#define ATTR_RISCV_AMO_SWAP BIT(6)
#define ATTR_RISCV_AMO_LOGICAL BIT(7)
#define ATTR_RISCV_AMO_ARITHMETIC BIT(8)
#define ATTR_RISCV_IO_IDEMPOTENT_READ BIT(9)
#define ATTR_RISCV_IO_IDEMPOTENT_WRITE BIT(10)

#define DT_MEM_RISCV_TYPE_MAIN DT_MEM_RISCV(ATTR_RISCV_TYPE_MAIN)
#define DT_MEM_RISCV_TYPE_IO DT_MEM_RISCV(ATTR_RISCV_TYPE_IO)
#define DT_MEM_RISCV_TYPE_IO_R DT_MEM_RISCV(ATTR_RISCV_TYPE_IO_R)
#define DT_MEM_RISCV_TYPE_IO_W DT_MEM_RISCV(ATTR_RISCV_TYPE_IO_W)
#define DT_MEM_RISCV_TYPE_IO_X DT_MEM_RISCV(ATTR_RISCV_TYPE_IO_X)
#define DT_MEM_RISCV_TYPE_EMPTY DT_MEM_RISCV(ATTR_RISCV_TYPE_EMPTY)
#define DT_MEM_RISCV_AMO_SWAP DT_MEM_RISCV(ATTR_RISCV_AMO_SWAP)
#define DT_MEM_RISCV_AMO_LOGICAL DT_MEM_RISCV(ATTR_RISCV_AMO_LOGICAL)
Expand Down