drivers: clock: PIC32CM-JH: add clock control driver #97160
Draft
+3,349
−3
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Add bindings for dfll, fdpll, gclk generator, mclk cpu, osc32k, rtc clock and xosc. Signed-off-by: Sunil Abraham <[email protected]>
sunil-abraham
force-pushed
the
pic32cm_jh_clock_control_driver
branch
2 times, most recently
from
8816588 to
477ce0d
Compare
|
Add clock control driver. Implement bootup clock initialization, on, off and get_rate API. Signed-off-by: Sunil Abraham <[email protected]>
Configure CPU clock using FDPLL, sourced from XOSC to achieve 48Mhz. Signed-off-by: Sunil Abraham <[email protected]>
sunil-abraham
force-pushed
the
pic32cm_jh_clock_control_driver
branch
from
477ce0d to
04b546b
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This update add clock control driver for the PIC32CM-JH SoC family, providing bindings for a range of clock sources and generators including OSC48M, FDPLL, GCLK generator, MCLK CPU, XOSC32K, OSC32K, RTC clock, and XOSC.
The driver now supports bootup clock initialization, APIs for clock on/off, get status, get rate, and dynamic clock configuration.
The board configuration has been updated to set the CPU clock to 48 MHz by using the FDPLL, which is sourced from XOSC.