Skip to content

Conversation

maass-hamburg
Copy link
Member

When RISCV_ISA_EXT_A is enabled,
ATOMIC_OPERATIONS_BUILTIN automaticly enabled,
we don't need to do it at the soc level again.

Signed-off-by: Fin Maaß [email protected]

When RISCV_ISA_EXT_A is enabled,
ATOMIC_OPERATIONS_BUILTIN automaticly enabled,
we don't need to do it at the soc level again.

Signed-off-by: Fin Maaß <[email protected]>
@sonarqubecloud
Copy link

Copy link
Contributor

@jimmyzhe jimmyzhe left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Right, this is already handled by config RISCV. Thanks!

@maass-hamburg maass-hamburg added the Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc. label Oct 22, 2025
@jhedberg jhedberg merged commit 45fc6fe into zephyrproject-rtos:main Oct 22, 2025
33 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: Boards/SoCs platform: Andes Technology Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc.

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants