Skip to content

riscv: remove unneeded select ATOMIC_OPERATIONS_BUILTIN #97984

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 22, 2025
Merged

riscv: remove unneeded select ATOMIC_OPERATIONS_BUILTIN #97984

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 0 additions & 1 deletion soc/andestech/ae350/Kconfig
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,6 @@ config SOC_SERIES_ANDES_AE350
select CPU_HAS_ANDES_PMA
select RISCV_SOC_CONTEXT_SAVE if RISCV_CUSTOM_CSR_ANDES_HWDSP
select RISCV_SOC_CONTEXT_SAVE if RISCV_CUSTOM_CSR_ANDES_PFT
select ATOMIC_OPERATIONS_BUILTIN
select SOC_EARLY_INIT_HOOK if RISCV_CUSTOM_CSR_ANDES_PMA
select SOC_PER_CORE_INIT_HOOK if RISCV_CUSTOM_CSR_ANDES_PMA
imply XIP
Expand Down
1 change: 0 additions & 1 deletion soc/egis/et171/Kconfig
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -13,7 +13,6 @@ config SOC_EGIS_ET171
select RISCV_ISA_EXT_C
select RISCV_ISA_EXT_ZICSR
select RISCV_ISA_EXT_ZIFENCEI
select ATOMIC_OPERATIONS_BUILTIN
select CPU_HAS_FPU
select CPU_HAS_DCACHE
select CPU_HAS_ICACHE
Expand Down