fix(ram): make verilog write behavior match simulator #817

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged

092vk merged 3 commits into CircuitVerse:main from aindree-2005:ram

Feb 24, 2026

Merged

fix(ram): make verilog write behavior match simulator #817

Merge branch 'main' into ram

Netlify / Pages changed - circuitverse completed Feb 24, 2026 in 32s

2 new files uploaded

No generated pages and 2 assets changed.

View more details on Netlify