Skip to content

Actions: ThinkOpenly/sail-riscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
44 workflow runs
44 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Use to_bits_truncate in the M extension (#1081)
Build and test Lean backend #13: Commit d784767 pushed by ThinkOpenly
14m 17s master
Remove accidental extra spaces
Build and test Lean backend #12: Commit e8ffaa2 pushed by Timmmm
28m 27s more-fixes
Use mapping for sp reg name
Build and test Lean backend #11: Commit e8a7ae1 pushed by Timmmm
28m 55s more-fixes
create reg_name_func function
Build and test Lean backend #10: Commit 3ac4309 pushed by ThinkOpenly
3m 54s more-fixes
fix: incorrect mnemonic for "vcpop.m"
Build and test Lean backend #8: Commit 568930d pushed by ThinkOpenly
36m 52s vcpop.m
fix: unify naming of compressed source registers
Build and test Lean backend #7: Commit fb27fdb pushed by ThinkOpenly
36m 32s xsNc
fix: fsd, fsw have reversed operands
Build and test Lean backend #6: Commit fffd17d pushed by ThinkOpenly
30m 51s more-fixes
fix: fsd, fsw have reversed operands
Build and test Lean backend #5: Commit 0d9ac1e pushed by ThinkOpenly
6m 15s more-fixes
fix: fsd, fsw have reversed operands
Build and test Lean backend #4: Commit df96394 pushed by ThinkOpenly
2m 54s more-fixes
fix: fsd, fsw have reversed operands
Build and test Lean backend #3: Commit 3c4bdfd pushed by ThinkOpenly
4m 50s more-fixes
fix: fsd, fsw have reversed operands
Build and test Lean backend #2: Commit ecdae6b pushed by ThinkOpenly
28m 14s more-fixes