Skip to content

Actions: ThinkOpenly/sail-riscv

Actions

CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
compile.yml
29 workflow runs
29 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

fix: vsha2ms.vv assembly is missing a sep() CI #205: Commit 052efdf pushed by ThinkOpenly
14m 26s vsha2ms-sep
vsha2ms-sep
14m 26s
Use to_bits_truncate in the M extension (#1081) CI #204: Commit d784767 pushed by ThinkOpenly
14m 39s master
master
14m 39s
Remove accidental extra spaces CI #203: Commit e8ffaa2 pushed by Timmmm
18m 11s more-fixes
more-fixes
18m 11s
Use mapping for sp reg name CI #202: Commit e8a7ae1 pushed by Timmmm
18m 26s more-fixes
more-fixes
18m 26s
create reg_name_func function CI #201: Commit 3ac4309 pushed by ThinkOpenly
2m 0s more-fixes
more-fixes
2m 0s
Add a configuration validation function to the model. (#1005) CI #200: Commit a606ebe pushed by ThinkOpenly
18m 3s master
master
18m 3s
fix: incorrect mnemonic for "vcpop.m" CI #199: Commit 568930d pushed by ThinkOpenly
20m 28s vcpop.m
vcpop.m
20m 28s
fix: unify naming of compressed source registers CI #198: Commit fb27fdb pushed by ThinkOpenly
21m 31s xsNc
xsNc
21m 31s
fix: fsd, fsw have reversed operands CI #197: Commit fffd17d pushed by ThinkOpenly
17m 55s more-fixes
more-fixes
17m 55s
fix: fsd, fsw have reversed operands CI #196: Commit 0d9ac1e pushed by ThinkOpenly
1m 41s more-fixes
more-fixes
1m 41s
fix: fsd, fsw have reversed operands CI #195: Commit df96394 pushed by ThinkOpenly
2m 30s more-fixes
more-fixes
2m 30s
fix: fsd, fsw have reversed operands CI #194: Commit 3c4bdfd pushed by ThinkOpenly
2m 0s more-fixes
more-fixes
2m 0s
fix: fsd, fsw have reversed operands CI #193: Commit ecdae6b pushed by ThinkOpenly
18m 28s more-fixes
more-fixes
18m 28s
fix: Correct a few compressed load/store assembly CI #192: Commit ebe7686 pushed by ThinkOpenly
19m 11s more-fixes
more-fixes
19m 11s
fix: VAESDF assembly needs a spc(), not sep() CI #191: Commit 3c057f3 pushed by ThinkOpenly
15m 43s vaesdf
vaesdf
15m 43s
fcvtmod.w.d: use sep() instead of comma CI #190: Commit 112606c pushed by ThinkOpenly
17m 1s fcvtmod-rtz
fcvtmod-rtz
17m 1s
fix: fence.tso has no operands CI #189: Commit eb12996 pushed by ThinkOpenly
23m 14s fence.tso
fence.tso
23m 14s
fix: fence.tso has no operands CI #188: Commit fa02b9c pushed by ThinkOpenly
2m 12s fence.tso
fence.tso
2m 12s
fix: fence.tso has no operands CI #187: Commit b1780d4 pushed by ThinkOpenly
8s fence.tso
fence.tso
8s
fix: fcvtmod.w.d requires explicit "rtz" CI #186: Commit c792551 pushed by ThinkOpenly
15m 38s fcvtmod-rtz
fcvtmod-rtz
15m 38s
fix: c.sw,c.sd have assembly operands reversed, missing parens CI #185: Commit fbd810e pushed by ThinkOpenly
18m 12s c-parens
c-parens
18m 12s
fix: c.sw,c.sd have assembly operands reversed, missing parens CI #184: Commit e318914 pushed by ThinkOpenly
1m 6s c-parens
c-parens
1m 6s
fix: c.sw,c.sd have assembly operands reversed, missing parens CI #183: Commit c1565f3 pushed by ThinkOpenly
7s c-parens
c-parens
7s
fix: c.sw,c.sd have assembly operands reversed, missing parens CI #182: Commit 9f95a17 pushed by ThinkOpenly
9s c-parens
c-parens
9s
fix: c.sh has operands reversed CI #181: Commit 25ed888 pushed by ThinkOpenly
16m 6s c.sh
c.sh
16m 6s