Skip to content

Fix issues when trying to parameterize Verilog modules #945

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
piotrva wants to merge 2 commits into
base: master
Choose a base branch
from

Move case-sensitivity check to get_test_bench (see #945)

ea31327
Select commit
Loading
Failed to load commit list.
Open

Fix issues when trying to parameterize Verilog modules #945

Move case-sensitivity check to get_test_bench (see #945)
ea31327
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs