Skip to content

Fix the failure of old Anlogic Cable and add support for Anlogic EG4D20EG176 #552

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
trabucayre merged 2 commits into from
May 23, 2025
Merged

Fix the failure of old Anlogic Cable and add support for Anlogic EG4D20EG176 #552

trabucayre merged 2 commits into from
May 23, 2025

Conversation

@pigmoral
Copy link
Contributor

@pigmoral pigmoral commented May 22, 2025 •
edited
Loading

  1. Fix ANLOGICCABLE_VIDv1 to correct old value.
  2. Add support for Anlogic EG4D20EG176 FPGA.
  3. Add support for MLK-S200-EG4D20 board.
  4. Update related document and outdated URL.
-> % ./openFPGALoader -b mlk-s200-eg4d20 --detect
empty
Jtag frequency : requested 6000000Hz -> real 6000000Hz
index 0:
        idcode 0x4014c35
        manufacturer anlogic
        family eagle d20
        model  EG4D20EG176
        irlength 8

-> % ./openFPGALoader -b mlk-s200-eg4d20 mlk_s200_eg4d20.bit
empty
Jtag frequency : requested 6000000Hz -> real 6000000Hz
Parse file header end
DONE
Loading: [===================================================] 100.00%
Done

-> % ./openFPGALoader -b mlk-s200-eg4d20 -f mlk_s200_eg4d20.bit
empty
write to flash
Jtag frequency : requested 6000000Hz -> real 6000000Hz
Parse file header end
DONE
JEDEC ID: 0xef4015
Detected: Winbond W25Q16 32 sectors size: 16Mb
00000000 00000000 00000000 00
start addr: 00000000, end_addr: 000b0000
Erasing: [==================================================] 100.00%
Done
Writing: [===================================================] 100.00%
Done

pigmoral added 2 commits May 22, 2025 10:37
@pigmoral
anlogicCable: Fix wrong ANLOGICCABLE_VIDv1
951db00 
ANLOGICCABLE_VIDv1 should keep the old ANLOGICCABLE_VID to compatible
with the original device.

Fixes: 4b008a0 ("anlogicCable: refresh with new VID")
Signed-off-by: Junhui Liu <[email protected]>
@pigmoral
Add support for MILIANKE-S200-EG4D20 and update document
5fefbb3 
Add board definition and FPGA part ID for the MILIANKE S200 EG4D20
development board. Also update related documentation and outdated URL.

Tested ok by loading bitstream to SRAM and FLASH.

Signed-off-by: Junhui Liu <[email protected]>
@trabucayre trabucayre merged commit f084549 into trabucayre:master May 23, 2025
14 checks passed
@trabucayre
Copy link
Owner

trabucayre commented May 23, 2025

Applied. Thanks @pigmoral !
And also thanks for the fix!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@pigmoral @trabucayre