Skip to content

Conversation

@talih0
Copy link
Contributor

@talih0 talih0 commented Aug 31, 2024

Some flash devices enable entering the 4-byte address mode by setting BIT(7) in the Bank Address register (0x17). The support for this method is indicated in BIT(3) of Enter 4-Byte Addressing byte in 16th DWORD of the JEDEC Basic Flash Parameter Table.

image

Infineon's S25FL512S is an example flash device with this feature.

@talih0
Copy link
Contributor Author

talih0 commented Aug 31, 2024

I can fix this compliance warning but it will make the registers misaligned :S

image

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Don't name the command. This is Infineon specific name for the command that itself has no name in JEDEC specification, that is not SPI_NOR_CMD name, that is Infineon SPI_NOR_CMD name.
I know that we have been naming things here and there, but I think we start to have a problem here where we can start collision of naming things with identifiers provided by vendors doc.
The JEDEC spec does not name the command only gives info that 0x16 is read and 0x17 is write, and that lower 7 bits of register translate, under condition, to as 128Mbit "segment". The definition here states "Bank", which is something Infineon doc defines, not JEDEC, and may additionally collide with defs from other vendors for the same command, in naming.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Comment here on JEDEC 216F description of Enter 4-Byte Addressing and just use hardcoded 0x17 with explanation in comment.

@de-nordic de-nordic added this to the v4.0.0 milestone Sep 10, 2024
Some flash devices enable entering the 4-byte address mode
by setting BIT(7) in a special register via a write instruction 0x17.
The support for this method is indicated in BIT(3) of
Enter 4-Byte Addressing byte in 16th DWORD of the JEDEC Basic
Flash Parameter Table.

Infineon's S25FL512S is an example flash device with this feature.

Signed-off-by: Andriy Gelman <[email protected]>
@talih0 talih0 force-pushed the spi_nor_address_mode branch from eeea4ea to fb9233e Compare October 1, 2024 15:45
@talih0
Copy link
Contributor Author

talih0 commented Oct 1, 2024

@de-nordic, I updated the comments and removed the changes in the spi_nor.h. Let me know if the updated version is ok.

@mmahadevan108 mmahadevan108 modified the milestones: v4.0.0, v4.1.0 Nov 8, 2024
@github-actions
Copy link

github-actions bot commented Jan 8, 2025

This pull request has been marked as stale because it has been open (more than) 60 days with no activity. Remove the stale label or add a comment saying that you would like to have the label removed otherwise this pull request will automatically be closed in 14 days. Note, that you can always re-open a closed pull request at any time.

@talih0
Copy link
Contributor Author

talih0 commented Feb 4, 2025

@de-nordic ping please

@kartben kartben merged commit b92c3aa into zephyrproject-rtos:main Feb 13, 2025
24 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

6 participants