Skip to content

arch: riscv: use riscv Kconfigs to set 64BIT and CPU_HAS_FPU #97981

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 2 commits into
base: main
Choose a base branch
from
Open

arch: riscv: use riscv Kconfigs to set 64BIT and CPU_HAS_FPU #97981

wants to merge 2 commits into from

Conversation

maass-hamburg
Copy link
Member

  • use RISCV_ISA_RV64I to set 64BIT
  • use RISCV_ISA_EXT_F to set CPU_HAS_FPU
  • use RISCV_ISA_EXT_D to set CPU_HAS_FPU_DOUBLE_PRECISION

@maass-hamburg maass-hamburg marked this pull request as ready for review October 21, 2025 09:56
@maass-hamburg maass-hamburg mentioned this pull request Oct 22, 2025
Open
@maass-hamburg
arch: riscv: use RISCV_ISA_RV64I to set 64BIT
dfe203f 
use CONFIG_RISCV_ISA_RV64I to set CONFIG_64BIT.

Signed-off-by: Fin Maaß <[email protected]>
@maass-hamburg
arch: riscv: use RISCV_ISA_EXT_F to set CPU_HAS_FPU
e2870d0 
use CONFIG_RISCV_ISA_EXT_F to set CONFIG_CPU_HAS_FPU.
Same for CONFIG_RISCV_ISA_EXT_D and
CONFIG_CPU_HAS_FPU_DOUBLE_PRECISION.

Signed-off-by: Fin Maaß <[email protected]>
@sonarqubecloud
Copy link

Quality Gate Passed Quality Gate passed

Issues
0 New issues
0 Accepted issues

Measures
0 Security Hotspots
0.0% Coverage on New Code
0.0% Duplication on New Code

See analysis details on SonarQube Cloud

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@Dino-Li Dino-Li Awaiting requested review from Dino-Li

@edersondisouza edersondisouza Awaiting requested review from edersondisouza

@fkokosinski fkokosinski Awaiting requested review from fkokosinski

@GTLin08 GTLin08 Awaiting requested review from GTLin08

@jimmyzhe jimmyzhe Awaiting requested review from jimmyzhe

@josuah josuah Awaiting requested review from josuah

@katsuster katsuster Awaiting requested review from katsuster

@kevinwang821020 kevinwang821020 Awaiting requested review from kevinwang821020

@kgugala kgugala Awaiting requested review from kgugala

@masz-nordic masz-nordic Awaiting requested review from masz-nordic

@mgielda mgielda Awaiting requested review from mgielda

@npitre npitre Awaiting requested review from npitre

@tgorochowik tgorochowik Awaiting requested review from tgorochowik

@VynDragon VynDragon Awaiting requested review from VynDragon

@ycsin ycsin Awaiting requested review from ycsin

@Chenhongren Chenhongren Awaiting requested review from Chenhongren

@RuibinChang RuibinChang Awaiting requested review from RuibinChang

At least 2 approving reviews are required to merge this pull request.

Assignees

@kgugala kgugala

@tgorochowik tgorochowik

@fkokosinski fkokosinski

Labels

area: Boards/SoCs area: RISCV RISCV Architecture (32-bit & 64-bit) platform: Andes Technology platform: Bouffalo Lab platform: ITE ITE

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

5 participants

@maass-hamburg @kgugala @tgorochowik @fkokosinski @zephyrbot