Skip to content

Actions: The-OpenROAD-Project/OpenROAD-flow-scripts

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
4,951 workflow run results
4,951 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Increased rapidus cva6 util to 45 for Verific Lint Tcl code #129: Pull request #3325 synchronize by openroad-ci
2m 39s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
2m 39s
Increased rapidus cva6 util to 45 for Verific Lint Python #2774: Pull request #3325 synchronize by openroad-ci
40s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
40s
Increased rapidus cva6 util to 45 for Verific Scan Code with pre commit trigger #7863: Pull request #3325 synchronize by openroad-ci
3m 30s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
3m 30s
Increased rapidus cva6 util to 45 for Verific Lint Tcl code #128: Pull request #3325 opened by openroad-ci
50s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
50s
Increased rapidus cva6 util to 45 for Verific ORFS variables.yaml tester and linter #1025: Pull request #3325 opened by openroad-ci
17s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
17s
Increased rapidus cva6 util to 45 for Verific Lint Python #2773: Pull request #3325 opened by openroad-ci
42s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
42s
Increased rapidus cva6 util to 45 for Verific Scan Code with pre commit trigger #7862: Pull request #3325 opened by openroad-ci
3m 39s The-OpenROAD-Project-staging:incr-verific-util-to-45
The-OpenROAD-Project-staging:incr-verific-util-to-45
3m 39s
Merge pull request #3319 from The-OpenROAD-Project-staging/synth-port… Lint Python #2772: Commit 4a9b19f pushed by maliberty
43s master
master
43s
Merge pull request #3319 from The-OpenROAD-Project-staging/synth-port… Scan Code with pre commit trigger #7861: Commit 4a9b19f pushed by maliberty
5m 11s master
master
5m 11s
Merge pull request #3319 from The-OpenROAD-Project-staging/synth-port… Lint Tcl code #127: Commit 4a9b19f pushed by maliberty
54s master
master
54s
Merge pull request #3318 from The-OpenROAD-Project-staging/bp_single_… Lint Python #2771: Commit d46660a pushed by maliberty
41s master
master
41s
Merge pull request #3318 from The-OpenROAD-Project-staging/bp_single_… Lint Tcl code #126: Commit d46660a pushed by maliberty
47s master
master
47s
Merge pull request #3318 from The-OpenROAD-Project-staging/bp_single_… Scan Code with pre commit trigger #7860: Commit d46660a pushed by maliberty
3m 33s master
master
3m 33s
Create draft PR for updated OpenROAD submodule Create draft PR for updated OpenROAD submodule #717: Scheduled
2m 14s master
master
2m 14s
Merge pull request #3323 from The-OpenROAD-Project-staging/is-int-wil… Lint Python #2770: Commit 669e62e pushed by maliberty
45s master
master
45s
Merge pull request #3323 from The-OpenROAD-Project-staging/is-int-wil… Lint Tcl code #125: Commit 669e62e pushed by maliberty
46s master
master
46s
Merge pull request #3323 from The-OpenROAD-Project-staging/is-int-wil… Scan Code with pre commit trigger #7859: Commit 669e62e pushed by maliberty
3m 25s master
master
3m 25s
transitioned Verilog list to wildcards Lint Python #2769: Pull request #3323 opened by openroad-ci
49s The-OpenROAD-Project-staging:is-int-wildcard
The-OpenROAD-Project-staging:is-int-wildcard
49s
transitioned Verilog list to wildcards Scan Code with pre commit trigger #7858: Pull request #3323 opened by openroad-ci
3m 29s The-OpenROAD-Project-staging:is-int-wildcard
The-OpenROAD-Project-staging:is-int-wildcard
3m 29s
transitioned Verilog list to wildcards Lint Tcl code #124: Pull request #3323 opened by openroad-ci
55s The-OpenROAD-Project-staging:is-int-wildcard
The-OpenROAD-Project-staging:is-int-wildcard
55s
transitioned Verilog list to wildcards ORFS variables.yaml tester and linter #1024: Pull request #3323 opened by openroad-ci
22s The-OpenROAD-Project-staging:is-int-wildcard
The-OpenROAD-Project-staging:is-int-wildcard
22s
Create draft PR for updated OpenROAD submodule Create draft PR for updated OpenROAD submodule #716: Scheduled
1m 50s master
master
1m 50s
Merge pull request #3322 from The-OpenROAD-Project-staging/rapidus2hp… Lint Python #2768: Commit 51a09c4 pushed by maliberty
45s master
master
45s
Merge pull request #3322 from The-OpenROAD-Project-staging/rapidus2hp… Lint Tcl code #123: Commit 51a09c4 pushed by maliberty
48s master
master
48s
Merge pull request #3322 from The-OpenROAD-Project-staging/rapidus2hp… Scan Code with pre commit trigger #7857: Commit 51a09c4 pushed by maliberty
3m 34s master
master
3m 34s